ModelSim, Verilog

$10-30 USD

処理中

投稿日:

4年以上前

$10-30 USD

完了時にお支払い

This should include the Verilog HDL code of your MPZ design and simulation results to show the correct behavior, or any other interesting observation (e.g. maximum clock frequency of the design).

Verilog / VHDL

FPGA

Electrical Engineering

Software Testing

プロジェクト ID: 21396225

プロジェクトについて

2個の提案

リモートプロジェクト

アクティブ 5年前

お金を稼ぎたいですか？

メールアドレス

Freelancerで入札する利点

予算と期間を設定してください

仕事で報酬を得る

提案をご説明ください

登録して仕事に入札するのは無料です

この仕事に2人のフリーランサーが、平均$20 USDで入札しています

@Worker404

Hi there! I am an electronics engineer with lots of experience in Verilog/VHDL. I have worked on projects like UART, FIFO Ram, Encoders etc. on Spartan 3E kit. I have seen the attached problem and the paper and I will be able to provide you a professional quality work for a good rating and review. About my freelancing, the best part is that I keep constant contact with my employer and provide revisions for free. Looking forward to working with you.

$20 USD 2日以内

0.0

(0 レビュー)

0.0

@JiangZhengHe

Hello! To dear client Thanks for sharing your project. I am a signal processing expert. I have wonderful 8+years experiences in signal processing. I correctly know about various items such as FFT & FIR & IIR filter that are widely used in signal processing field and wireless communication field . I also have experience in very complex radar signal processing. So, not only I can do signal processing using Quartue II, Xilinx IDE and Xilinx vivado, but can do all of things related signal processing and VHDL(Verilog HDL) language. That's why I can satisfy your need fully. Let's discuss more with chatting. Best Regards

$20 USD 1日以内