Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Verilog / VHDL Designersを採用する

絞り込む

私の最近の検索
次の条件で絞り込む:
予算
to
to
to
種類
スキル
言語
    ジョブステータス
    6 仕事が見つかりました。次の価格: USD

    We are signal processing company based out of Hyderabad. We provide turnkey solutions to challenging requirements in signal processing. We are developing a transmitter with digital modulation schemes with shorter delivery time. We developed all the algorithms required in LabVIEW FPGA. The same have to be ported to VHDL and be integrated before programming the Xilinx V6 FPGA on the transmitter. ...

    $862 (Avg Bid)
    地方
    $862 平均入札額
    7 入札

    AD7147-1 (i2c) i need from expert answer for some questions. * please just make a offer if you have advance knowloagde with these is these is project only for expert which can answer some questions and after if look like you can help to join project. project make spi interface 7147 to eeprom read data and write over to new cap ic

    $22 / hr (Avg Bid)
    $22 / hr 平均入札額
    8 入札

    I have my working model of neural network. I want to develop an accelerator on FPGA and show improvement in power.

    $526 (Avg Bid)
    $526 平均入札額
    28 入札

    I am looking for engineers who can design an internet connected coin counting machine using commonly available sensors and equipment in India at the lowest possible cost.

    $11 / hr (Avg Bid)
    $11 / hr 平均入札額
    7 入札

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    $78 (Avg Bid)
    $78 平均入札額
    5 入札
    Task on verilog 3 bit ALU 19 時間 left
    認証完了

    Task on verilog 3 bit ALU Deadline 1 day Amount USD 40

    $57 (Avg Bid)
    $57 平均入札額
    21 入札