Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Verilog / VHDL Designersを採用する

絞り込む

私の最近の検索
次の条件で絞り込む:
予算
to
to
to
種類
スキル
言語
    ジョブステータス
    13 仕事が見つかりました。次の価格: USD
    Design a special PIR Sensor 6 日 left
    認証完了

    Looking for an engineer that has experience design and coding PCBs related to a change in light or change in motion. Please do not reply unless you have this experience in your past Must know: PIR sensor types (3 or 4 pin) Code logic for digital filtering Other factors such as response time, measuring distance, fresnel lens pairing

    $192 (Avg Bid)
    $192 平均入札額
    10 入札

    Hello! I would like to catch a LVDS signal with video from Sony FCB-EV7520 block camera and convert it to MIPI CSI-2 signal using FPGA or any different chip. If you have experience with video processing on FPGA, please message me to clarify the details.

    $62 (Avg Bid)
    $62 平均入札額
    3 入札

    Digital communication - Labview project with Ni-USRP with FPGA blocks

    $121 (Avg Bid)
    $121 平均入札額
    5 入札

    FPGA realization of data compression technique based on hash functions calculated from the input text data

    $143 (Avg Bid)
    $143 平均入札額
    13 入札

    FPGA Based Real-Time Selective Harmonic Elimination for Multi-Level Inverters for more details contact me

    $130 (Avg Bid)
    $130 平均入札額
    10 入札

    I am looking for an expert in PIC18F. Who is the best person to use MPLAB

    $29 (Avg Bid)
    $29 平均入札額
    10 入札
    microprocessor -- 2 3 日 left
    認証完了

    this is due in two days and has to use the mentioned software in the attached file.

    $72 (Avg Bid)
    $72 平均入札額
    3 入札

    create a pipelined version of mips simulator the files are already given just need fixes according to the instruction more details in the inbox

    $63 (Avg Bid)
    $63 平均入札額
    5 入札
    vivado 2018 SDK 2 日 left
    認証完了

    HI I have a project on VIVado 2018 SDK

    $28 (Avg Bid)
    $28 平均入札額
    5 入札
    Xilinx Developer needed_8263 -- 5 2 日 left
    認証完了

    A reliability enhanced video storage architecture in hybrid SLC/MLC NAND flash memory

    $222 (Avg Bid)
    $222 平均入札額
    1 入札

    An frequency tunable antenna is designed using HFSS software. Varactor diode was used for tuning during simulations. Issue in designing a tuning circuit for varactor in the fabricated antenna . Help required to decode the error with the tuning of varactor diode in the fabricated structure, especially in designing a bias network for the varactor diode implanted in the antenna.

    $171 (Avg Bid)
    $171 平均入札額
    6 入札

    I want a CMOS circuit which can compress the input ECG data or EEG data. I need it to be implemented using cadence software.

    $190 (Avg Bid)
    $190 平均入札額
    4 入札

    VHDL program explainin how vmc works.

    $118 (Avg Bid)
    $118 平均入札額
    15 入札