Find Jobs
Hire Freelancers

Verilog code for Turing machine

$10-30 CAD

クローズ
投稿日: 4年近く前

$10-30 CAD

完了時にお支払い
I want to design a verilog code for turing machine under EDAplayground at link [login to view URL] I have already made code in C  ( c code file is attached herewith) and it is working but I need to make it in verilog in the said online verilog compiler [login to view URL] description for the working of Turing machine is as given below: We want to output “ABC” The code would be i0 65 // load the register 0 with 65 which is ASCII “A” (hex 41) i1 3 // load the register 1 with value 3 [x // set a Startmarker for a loop oO // output the content of register 0 +0 // increment register 0 ]1 // decrement register 1. If the result is not zero go back to Startmarker Let’s say we replace the symbolic code with hex-numbers: i = A // example A5 65 => load Register #5 with ASCII "A" o = F + = B // example B5 => increment Register #5 (which get s "B") [ = C // example C0 sets a start marker (label) for a loop - = E ] = D The code sequence would look like A0 41 A1 03 C0 F0 B0 D1 two digits after AO that is 41 will come out as result 44 that means for 41 result will be 44 for 51 result will be 54 I conclude that result will be 3 digits higher any input. please make in [login to view URL] and send me both text files for [login to view URL] and [login to view URL] and also share with me the complete program from compiler [login to view URL] //C program for turing machine short #include<stdio.h> #include <stdlib.h> #include <string.h> #include <math.h> int main() { char string[1000]="A041A103C0F0B0D1"; char sub1[1]; char sub2[2]; char sub3[2]; char A[1]; char C[1]; char F[1]; char B[1]; char D[1]; int reg0; int reg1; int a1=0; char b1[1]; char b2[1]; int l; l=strlen(string); int l1=0; int l2=0; int l3=1; int c=0; int i=0; int j=0; int k=0; int k1=0; int p0; int p1; int p2; int output; //main while loop while (i<=(l+20)) { j=0; p0=i+1; while(j<=0) { sub1[j] = string[p0+j-1]; //selection of the command word:A,F,B,C,E,D //for first case{A041} po=1,j=0,i=0 and second case{A103} po=1,j=0,i=5 j++; } //in main loop; int result; result = strcmp(sub1, "A" ); switch(result) { case 0: //printf("Case 0 started\n"); k=0; p1=i+2; while (k<=l2) { sub2[k] = string[p1+k-1]; k++; } //check sub2 is '0' or '1' or say for first case{A041} or second case{A103} if(sub2==a1) { b1[1]=sub2[1]; } else { b2[1]=sub2[1]; } k1=0;//counter for data word p2=i+2; while (k1<=1)// while loop to get data to be processed { sub3[k1] = string[p2+k1]; k1++; } reg1 = reg0; if(atoi(sub2)==a1) { //sub3 string is converted to numeric and saved in reg0 or reg1 reg0=atoi(sub3); //printf("reg0 is = %d\n",reg0); } //else //{ //reg1=atoi(sub3); //printf("reg1 is = %d\n",reg1); //} int pA=p0;// pointer poistion for char A break; case 2:// case statement for char C //printf("Case 2 started\n"); p0=9; //printf("sub1 is = %s\n",sub1); break; case 5:// case statement for char F //printf("Case 5 started\n"); reg0=reg0+1; //printf("reg0 is = %d\n", reg0); break; case 1:// case staement for char B //printf("Case 1 started\n"); reg1=reg1-1; //printf("reg1 is = %d\n", reg1); break; case 3:// case staement for char D //printf("Case 3 started\n"); if(reg1!=0) { p0=9; //printf("i= %d\n",p0+1); } else { p0=l+21; } break; // operator doesn't match any case constant +, -, *, / //default: //printf("Turing machine reached to end of text\n"); } //end of switch case //comparing result pf all characters ('A','B','C','D','F') with result of char 'A' and select increment in p0 if(result==0) { p0=p0+4; } else { p0=p0+2; } i=p0-1; } //printf("At i = %d the output reg 1 is = %d\n",i, reg0); printf("The output of register '0' is = %d\n",reg0); return 0; }
プロジェクト ID: 25674654

プロジェクトについて

7個の提案
リモートプロジェクト
アクティブ 4年前

お金を稼ぎたいですか?

Freelancerで入札する利点

予算と期間を設定してください
仕事で報酬を得る
提案をご説明ください
登録して仕事に入札するのは無料です
この仕事に7人のフリーランサーが、平均$20 CADで入札しています
ユーザーアバター
i got same project today just before half hour, i have 2+ year experience in design and verification, i have done 25+ project in verilog/VHDL, i will done your project perfectly and on time, i will provide support after completion of project, thanks and regard kundan vaghela
$30 CAD 1日以内
4.9 (10 レビュー)
3.1
3.1
ユーザーアバター
Hi, your task can be done with the Vivado HLS tool which helps to convert C into synthesized Verilog code. I have recently completed a course of Vivado HLS. I can help with your project. I have more than 3 years of total work experience. In which more than two years of work experience in FPGA RF research and scientific field in which I am working in designing Digital Low Level RF control system for Accelerator. And 8 months of work experience in Private firm where I was mainly working on DotNet technology. You can view my profile to get detail of my work. I have the experience of working in following tools and technologies: (1) PROGRAMMING LANGUAGES: VHDL , Embedded C, Basics of DotNet (2) FPGA: MicroTCA 4.0 (consisting of Xilinx Virtex-6),Altera Cyclone 5 SOC ,Xilinx Spartan-3, Xilinx Zynq 7000 SOC (3)Micro-controller: Ardunio ATmega328P-PU (4)VLSI Designing and synthesis tools: Xilinx ISE 9.2i, Xilinx ISE 14.7 , Altera Quartus II 7.0, Intel Quartus Prime software 18.0, Vivado 2018.3 (5)VLSI Simulation tools: ISE Simulator, Chipscope, ModelSim (6)Computing and Modelling tool: Simulink (add-on tool of MATLAB) and MATLAB (7)Embedded Design Tools: Arduino Integrated Development Environment Software.
$20 CAD 7日以内
0.0 (0 レビュー)
0.0
0.0
ユーザーアバター
I have knowledge in C and verilog language. I have 4 years experience in verilog and VHDL. I can surely completed this project within 3 days. Relevant Skills and Experience Knowledge in verilog. Knowledge in C language. Well knowledge in digital electronics.
$25 CAD 3日以内
0.0 (0 レビュー)
0.0
0.0
ユーザーアバター
Experience in developing Design in verilog and Verification Environments using, System Verilog language, UVM methodology.  Good knowledge in using industry standard EDA tools for front end verification.  Experience in working with various stages of CRV (Constrained Random Verification) , Assertion based verification and CDV (Coverage Driven Verification) methodologies.
$20 CAD 10日以内
0.0 (0 レビュー)
0.0
0.0
ユーザーアバター
I have some experience in Verilog,C and VHDL. I have worked on a lot of courses during my coursework. Willing to take up projects to expand my knowledge and experience.
$10 CAD 4日以内
0.0 (0 レビュー)
0.0
0.0
ユーザーアバター
nice problem, it can be done in verilog I can quickly convert your code in verilog module along with a testbench for simulation.
$20 CAD 5日以内
0.0 (0 レビュー)
0.0
0.0

クライアントについて

CANADAのフラグ
Abbotsford, Canada
0.0
0
メンバー登録日:5月 24, 2020

クライアント確認

ありがとうございます!無料クレジットを受け取るリンクをメールしました。
メールを送信中に問題が発生しました。もう一度お試しください。
登録ユーザー 投稿された仕事の合計
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
プレビューを読み込み中
位置情報へのアクセスが許可されました。
あなたのログインセッションの有効期限がきれ、ログアウトされました。もう一度ログインしてください。