進行中

Write some Software

アワード:

burhanmudassar

Over 2.5 years of experience in Verilog RTL Design, Microcontroller Projects and Algorithm Design in MATLAB in Industry and Academia. My past projects include: - PHY Layer Design on FPGA for Software Defined Radio P もっと

₹700 INR 1日以内
(2レビュー)
1.4

7 freelancers are bidding on average ₹1762 for this job

₹3200 INR 1日以内
(88件のレビュー)
6.6
₹1600 INR 1日以内
(33件のレビュー)
4.7
₹1800 INR 1日以内
(2件のレビュー)
3.5
meganachunchu

Please review my profile and lets discuss about task and work, My price is negotiable we can discuss

₹1050 INR 1日以内
(11件のレビュー)
3.2
shubhamagarwal3

A proposal has not yet been provided

₹650 INR 3日以内
(0件のレビュー)
0.0
₹3333 INR 1日以内
(0件のレビュー)
0.0