DAC37J84 JESD204B Module

完了済み 投稿 7年前 着払い
完了済み 着払い

I have a Cyclone V SoC kit (the development board). And TIs DAC37J82 digital to analog converter. The SPI interface is complete but I would like a module that takes in samples to output to the DAC and outputs the serdes data according the JESD204B specifications. SoCKit: [url removed, login to view] DAC37J82: [url removed, login to view] If you have any experience dealing with the Altera high speed transceivers or, more specifically, using an Altera FPGA to communicate with an ADC/DAC via the JESD204B protocol, please let me know.

Verilog/ VHDL

プロジェクトID: #11122478

プロジェクトについて

2個の提案 リモートプロジェクト アクティブ 7年前

アワード:

rohi1710rohi1710

Hi , I am working as FPGA design engineer since last 7 years and I have expertise in both verilog and VHDL. I can help you in this project with greater accuracy.

$1400 CAD 15日以内
(4レビュー)
3.8

2人のフリーランサーが、平均$1672 で、この仕事に入札しています。

ahmedmohamed85

Dear sir I can do the interface using Mega functions please message me so that we can discuss it

$1944 CAD 15日以内
(239件のレビュー)
7.4
techsolve3

Dear Sir, we are pleased to inform you that we have studied all the requirements and can deliver the same to u .we already have similar work experience and have worked on similar projects in the past and can deliver もっと

$1250 CAD 20日以内
(0件のレビュー)
0.0