Design me a Product

$250-750 USD

キャンセル

投稿日:

10年近く前

$250-750 USD

完了時にお支払い

Generate System Verilog UVM testbench and HTML tables from XLS describing register description of a IP Skills needed - Hardware design, SystemVerilog, UVM, Python, HTML

Electronics

Python

Verilog / VHDL

プロジェクト ID: 6097864

プロジェクトについて

3個の提案

リモートプロジェクト

アクティブ 10年前

お金を稼ぎたいですか？

メールアドレス

Freelancerで入札する利点

予算と期間を設定してください

仕事で報酬を得る

提案をご説明ください

登録して仕事に入札するのは無料です

この仕事に3人のフリーランサーが、平均$574 USDで入札しています

@hemangvp

i have work exp on SystemVerilog and OVM based TB development. Also know Perl and C++ . Have experience on Hardware Logic design knowledge too.

$444 USD 10日以内

0.0

(0 レビュー)

0.0

@shobhitkapoor

Hi I have seen your requirement and sounds very interesting to me and basically belongs to my skill set i.e. which is UVM and SystemVerilog , I have 10+ years of Design and Verification Experience and worked for top notch Chip and EDA Companies , Basically I understand of generating concept of UVM Testbench but are you expecting the Test-bench should be generic which can written for any IP ? or you want to right for specific IP only ? I would prefer to write product in perl , even I wrote personal template generator & code generator for my personal usage. it is possible to write basic read/write based auto generated test bench , it would be great if you send me your idea in blocks what exactly you want to generate from register description ? please provide some more details about work Thanks Shobhit K.

$722 USD 60日以内