終了

Wanted technical writer for VLSI DFT

このプロジェクトは、フリーランサーの方々から8件の入札を受けています。平均入札額は₹64132 INRです。

このようなプロジェクトの無料見積もりを取得
作業中の採用者
プロジェクト予算
₹37500 - ₹75000 INR
入札合計
8
プロジェクト情報

Wanted technical writers who has knowledge in VLSI semiconductor DFT domain .

Main requirement is, given the lead, guidance and the basic outline of the concepts to be followed in book , the writer should be able to explore, formulate and ready the content on his own with practical examples, for my further review & correction, since for me time is a strict constraint .

--------------------------------------------------------------

VLSI

Design For Testability

(DFT)

A Practical Approach

-------------------------------------------------------------

CONTENTS

[url removed, login to view]

[url removed, login to view] and Quality

[url removed, login to view] for Testability

[url removed, login to view]

[url removed, login to view] Compression

[url removed, login to view]

[url removed, login to view] Simulation

[url removed, login to view] Built-In Self-Test

[url removed, login to view] Testing and Built-In Self-Test

10. JTAG

11. Core-Based Testing

12. Test mode timing closure

13. High Speed IO Testing

14. Analog DFT

15. Chip & Wafer level Testing

お金を稼ぎたいと思っていますか?

  • 予算と期限を設定してください
  • 提案のアウトラインを作成してください
  • 仕事の報酬を受け取りましょう

このプロジェクトにも入札したフリーランサーを採用する

    • Forbes
    • The New York Times
    • Time
    • Wall Street Journal
    • Times Online