絞り込む

私の最近の検索
次の条件で絞り込む:
予算
to
to
to
種類
スキル
言語
    ジョブステータス
    368 vlsi 仕事が見つかりました。次の価格: USD

    I need someone to hello work on a VLSI design using Cadence Virtuso. Needs to be experienced. I will give details on chat. Please bid only if you can do Please, Don’t include the adder. In the published paper, there is two types of energy used as input, in my project I’m using only piezo, so just ignore the adder part. I am adding a picture which can help

    $20 (Avg Bid)
    $20 平均入札額
    2 入札

    I need someone to hello work on a VLSI design using mentor graphics or Cadence Virtuso. Needs to be experienced. I will give details on chat. Please bid only if you can do Please, Don’t include the adder. In the published paper, there is two types of energy used as input, in my project I’m using only piezo, so just ignore the adder part. I am adding a picture which can help

    $13 (Avg Bid)
    $13 平均入札額
    2 入札

    I need someone to hello work on a VLSI design using mentor graphics or Cadence Virtuso. Needs to be experienced. I will give details on chat. Please bid only if you can do Please, Don’t include the adder. In the published paper, there is two types of energy used as input, in my project I’m using only piezo, so just ignore the adder part. I am adding a picture which can help

    $27 (Avg Bid)
    $27 平均入札額
    2 入札

    I am looking for VLSI expert now. If you can do it, we can discuss in details on chat.

    $89 (Avg Bid)
    $89 平均入札額
    8 入札

    I need someone to hello work on a VLSI design using mentor graphics. Needs to be experienced. I will give details on chat. Please bid only if you can do

    $25 (Avg Bid)
    $25 平均入札額
    3 入札

    I need someone to hello work on a VLSI design using mentor graphics. Needs to be experienced. I will give details on chat. Please bid only if you can do

    $20 / hr (Avg Bid)
    $20 / hr 平均入札額
    1 入札

    I need someone to hello work on a VLSI design using mentor graphics. Needs to be experienced. I will give details on chat. Please bid only if you can do

    $63 (Avg Bid)
    $63 平均入札額
    4 入札

    I need someone to hello work on a VLSI design using mentor graphics. Needs to be experienced. I will give details on chat. Please bid only if you can do

    $3 / hr (Avg Bid)
    $3 / hr 平均入札額
    5 入札

    I need someone to hello work on a VLSI design using mentor graphics. Needs to be experienced. I will give details on chat. Please bid only if you can do

    $23 (Avg Bid)
    $23 平均入札額
    7 入札

    I need animated video with storyline or concept for promoting our VLSI institute in facebook and Youtube. This should be with audio . Sample : [ログインしてURLを表示] Note : Sample is only for reference .

    $69 (Avg Bid)
    $69 平均入札額
    8 入札
    VLSI Designer 終了 left

    I need a designer, who can prepare a diagram for my IOT modules

    $17 (Avg Bid)
    $17 平均入札額
    8 入札

    Hi. I have a Terasic De1SoC and would like to learn how to use it. I am completely knew and have seen content from a similar project and interested on these topics About VLSI Advanced Digital System Design VHDL Verilog RTL Design FPGA Design Implementing various encryption and decrypt algorithms SystemVerilog VMM Methodology OVM Methodology UVM Methodology I have C programming background

    $33 / hr (Avg Bid)
    $33 / hr 平均入札額
    1 入札

    We have coded and designed a player based on the vs 1005 by vlsi. Now it is nearly finished and there are some small issues to fix. Later there will come more, but we need that for the first step and this is only a small task. The player shall be able to handle that the SD-card is changed. At the moment, when the card is pulled out and another is pushed in, the programm crashes. That shall be fixe...

    $34 (Avg Bid)
    $34 平均入札額
    3 入札

    questions answer about: - Types of ASIC - Principle Programmable ASIC - Principle of ASIC design

    $38 (Avg Bid)
    $38 平均入札額
    5 入札

    I need animated video with storyline or concept for promoting our VLSI institute in facebook and Youtube. Sample : [ログインしてURLを表示] Note : Sample is only for reference .

    $50 (Avg Bid)
    $50 平均入札額
    14 入札

    To Teach : About VLSI Advanced Digital System Design VHDL Verilog RTL Design FPGA Design SystemVerilog VMM Methodology OVM Methodology UVM Methodology

    $105 (Avg Bid)
    $105 平均入札額
    5 入札
    Trophy icon Logo for COMSYS 終了 left

    The main objective of COMSYS is to present the latest research and results of scientists related to Machine learning, Computational Intelligence Track, VLSI, Networks and Systems Track, Computational Biology Track, Security Track topics. This conference provides opportunities for the different areas delegates to exchange new ideas and application experiences face to face, to establish business or ...

    $28 (Avg Bid)
    保証

    VLSI design for Reed Solomon FEC for 198,194 including documentation and explanation. Verilog files and simple testbench to prove the design. ASIC

    $119 (Avg Bid)
    $119 平均入札額
    10 入札
    FPGA VLSI DESIGN 終了 left

    FPGA implementation - implement lightweight block cipher (Lilliput, SFN)

    $91 (Avg Bid)
    $91 平均入札額
    7 入札

    I can help you in Vlsi or MATLAB projects

    $7 / hr (Avg Bid)
    $7 / hr 平均入札額
    1 入札
    VLSI Microwind. 終了 left

    part (a) is already done and attached below, looking for someone to do part (b) which is implementation of part (a) in microwind a. Design and implement the following circuit with four inputs and four outputs using CMOS transistors. • The first output is high when the binary value of the input is less than or equal to7 • The second output is high when the binary value of the input is b...

    $23 (Avg Bid)
    $23 平均入札額
    6 入札

    b. Draw the mask layout with Ln = Lp= 0.6 μm, Wn= 4.8 μm and Wp= 8.4 μm using 0.6 μm technology. Also simulate the design using microwind tool and verify the outputs.

    $23 (Avg Bid)
    $23 平均入札額
    4 入札

    1. a. Design and implement the following circuit with four inputs and four outputs using CMOS transistors. • The first output is high when the binary value of the input is less than or equal to7 • The second output is high when the binary value of the input is between 5 and 12 • The third output is high when the binary value of the input is greater than or equal to 8 • The fou...

    $17 (Avg Bid)
    $17 平均入札額
    3 入札
    VLSI project. 終了 left

    Looking for an expert in VLSI a. Design and implement the following circuit with four inputs using CMOS transistors. The output is high if there are odd number of ones in the input The output is high if there are even number of ones in the input. The output if there is two consecutive ones in the input. b. Draw the mask layout with Ln = Lp= 0.6 μm, Wn= 4.2 μm and Wp= 10.2 μm using 0.6 &...

    $35 (Avg Bid)
    $35 平均入札額
    3 入札
    VLSI project 終了 left

    a. Design and implement the following circuit with four inputs using CMOS transistors. The output is high if there are odd number of ones in the input The output is high if there are even number of ones in the input. The output if there is two consecutive ones in the input. b. Draw the mask layout with Ln = Lp= 0.6 μm, Wn= 4.2 μm and Wp= 10.2 μm using 0.6 μm technology. Also simulate ...

    $53 (Avg Bid)
    $53 平均入札額
    3 入札

    SMEClabs is the research, development and training wing of SMEC, an ISO 9001:2008 certified global solution provider and the Authorized System Integrator of Schneider Electric, VAF, Kangrim boilers,Bosch Rexroth,DEIF,VARD ,Stx [ログインしてURLを表示] are in the field of Industrial, Oil and Gas and marine sector works since 2001. Training in Automation (PLC,SCADA,DCS C-300,HMI),Instrumentation, Embedded &a...

    $340 (Avg Bid)
    $340 平均入札額
    5 入札

    Hello Sir, I am MTech student in VLSI and embedded systems. I am doing my project on wearable glasses. I am using Texas instruments TMS320C5535 DSP processor for extraction of image from SD card and giving input to the DLPC 2607. Now I am stuck at the programming of DSP. What are your charges for making PCB with components and DSP programming? Pls let me know.

    $72 (Avg Bid)
    $72 平均入札額
    1 入札
    $285 平均入札額
    1 入札

    asynchronous VLSI design for few application

    $1072 - $2143
    $1072 - $2143
    0 入札
    VLSI work.. 終了 left

    Design and analyze different MOS combinational logic circuits

    $30 (Avg Bid)
    $30 平均入札額
    6 入札

    I have some work related to VLSI Magic, Looking for a professional who can do this task in a very short time. I will share the details in chat

    $225 (Avg Bid)
    $225 平均入札額
    6 入札

    I have some work related to VLSI Magic, Looking for a professional who can do this task in a very short time. I will share the details in chat

    $35 (Avg Bid)
    $35 平均入札額
    1 入札

    Develop a VHDL or Verilog code using Asynchronous design methodology.

    $80 (Avg Bid)
    $80 平均入札額
    4 入札

    Looking for engineer to do a project related to Magic VLSI and IRSIM. work is related to Encoders Multiplexers Demultiplexers Decoders etc will share the further details in chat

    $35 (Avg Bid)
    $35 平均入札額
    3 入札

    I need something to be done so I would preffer a personal discussion

    $123 (Avg Bid)
    $123 平均入札額
    9 入札

    sir my project is fir filter design and implementation on FPGA VLSI .

    $143 (Avg Bid)
    $143 平均入札額
    1 入札
    VLSI Expert -- 5 終了 left

    Use Synopsys PrimeTime and PT-PX for timing and power analysis. more details provided in interview. Write some TCL scripts for a software and leave them in the server where the software is installed, as well as all the output reports that result of running those scripts in the server. To access this server employer gave me user/pass. The other requierement was to write the report.

    $125 (Avg Bid)
    $125 平均入札額
    1 入札
    NEED VHDL CODE 終了 left

    I NEED VLSI CODE VHDL-7-5-Reed-Solomon ENCODER AND DECODER I HAVE SOME CODE JUST NEED TO RUN AND EXPLAIN MAKING SOME CORRECTIONS

    $16 (Avg Bid)
    $16 平均入札額
    4 入札
    VLSI Expert -- 4 終了 left

    Use Synopsys PrimeTime and PT-PX for timing and power analysis. more details provided in interview. Write some TCL scripts for a software and leave them in the server where the software is installed, as well as all the output reports that result of running those scripts in the server. To access this server employer gave me user/pass. The other requierement was to write the report.

    $250 (Avg Bid)
    $250 平均入札額
    2 入札
    VLSI Expert -- 3 終了 left

    Use Synopsys PrimeTime and PT-PX for timing and power analysis. more details provided in interview.

    $200 (Avg Bid)
    $200 平均入札額
    1 入札
    vlsi expert -- 2 終了 left

    Use Synopsys PrimeTime and PT-PX for timing and power analysis. more details provided in interview.

    $30 - $250
    $30 - $250
    0 入札
    VLSI Expert 終了 left

    Use Synopsys PrimeTime and PT-PX for timing and power analysis. more details provided in interview.

    $300 (Avg Bid)
    $300 平均入札額
    1 入札

    Use Synopsys PrimeTime and PT-PX for timing and power analysis. Check the following link. [ログインしてURLを表示]

    $155 (Avg Bid)
    $155 平均入札額
    2 入札
    VLSI design 終了 left

    I need to design VLSI using magic in Ubuntu.

    $33 (Avg Bid)
    $33 平均入札額
    1 入札

    Here projects are implemented in VHDL programming using Xilinx software. B.E/[ログインしてURLを表示] Mtech projects would include the kit implementation which can be done on sparten series based on the various application. Major projects and mini projects in VLSI for ECE students are done here.

    $135 (Avg Bid)
    $135 平均入札額
    5 入札

    I am searching for an experienced embedded firmware engineer / software developer with experience in ARM mbed OS who is helping me with writing the firmware for a project incl. the following components: 1) MCU Nordic nrf52 (Fanstel BT832 or BT840) 2) Gyro incl. DMP (Invensense mpu9250/ICM20689 ) 3) Sound decoder (VLSI vs1053b) 4) Serial (SPI) NAND flash storage (Micron MT29F2G01) 5) Touch input...

    $1660 - $3319
    シール NDA
    $1660 - $3319
    35 入札

    I'll provide the circuit with the dimension of transistor, I need a freelancer to do two layout in Lasi7.

    $110 (Avg Bid)
    $110 平均入札額
    4 入札

    This will be educational institute catering various learning needs of students across various fields of education. Such as one of the example is VLSI verification or software testing etc... Logo should be with name "1-Stop EduHub". Tag line should be "Focused to Deliver Quality Learning". And logo image should be somewhere along the line of attached images.

    $23 (Avg Bid)
    $23 平均入札額
    6 入札

    i am student, working on PD in vlsi domain, i need to improve financial ,so in free time I'm quite to write contents

    $40 / hr (Avg Bid)
    $40 / hr 平均入札額
    1 入札

    Hi, I have a problem with my project, I built everything with a problem with one of the bits sum like s0 s1 s2 s3, I am having issue with s2 , it's giving me unknown and I have a carry in which is not identified anyone with a good experience with VLSI should fix it smoothly. I attached IRSIM analyzer photo to illustrate the issue.

    $113 (Avg Bid)
    $113 平均入札額
    4 入札