絞り込む

私の最近の検索
次の条件で絞り込む:
予算
to
to
to
種類
スキル
言語
    ジョブステータス
    1,403 verilog projects 仕事が見つかりました。次の価格: USD

    El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su...

    $217 (Avg Bid)
    $217 平均入札額
    3 入札

    Complete a design that includes most of the elements to be used in the CPU

    $118 (Avg Bid)
    $118 平均入札額
    9 入札
    Verilog code 4 日 left

    Please do what is in the paper and hand me the code, testing waveforms and synthesized diagrams

    $102 (Avg Bid)
    $102 平均入札額
    5 入札

    I need someone to write verilog code and also test .do files for a maze game. The program should output to vga. The rules of the game are simple. You start at a point and have to figure out how to get to the exit just like an actual maze. However, there is a monster chasing you and if he catches you, you are dead. The player's movement should not be

    $174 (Avg Bid)
    $174 平均入札額
    4 入札

    A calculator has to bee designed using System Verilog. It includes designing ALU, memory and system controller.

    $145 (Avg Bid)
    $145 平均入札額
    2 入札

    I need someone to write verilog code and also test .do files for a simplified board game. The program should output to vga. the game is quite simple ;2 players roll dice and move x amount of squares according to the number rolled. first to the end of the board wins. We can discuss the details. The vga display should be very simple and custom made --

    $155 (Avg Bid)
    $155 平均入札額
    2 入札

    Code needs to be ported from Matlab to Verilog

    $119 (Avg Bid)
    $119 平均入札額
    5 入札

    Verilog Task with Vivado and Quartus 2. Should be familiar with schematic design in Altera Quartus 2.

    $38 (Avg Bid)
    $38 平均入札額
    5 入札

    ...with MAX10 10M50DAF484C7G FPGA * ____________ Final Products: ____________ -A software-level block diagram showing the connections between the System Verilog modules described in pdf -System Verilog implementations of the modules described in pdf. -Valid hardware output. Final Note: Please attach any necessary files with a brief description of the

    $30 (Avg Bid)
    $30 平均入札額
    1 入札

    1) Design a Finite State Machine (FSM) using Verilog to control the taillights of a 1965 Ford Thunderbird. 2) Implement your design on FPGA

    $164 (Avg Bid)
    $164 平均入札額
    3 入札

    ALU Design as per instructions in Verilog Task . Simulation done using Icarus VERILOG

    $22 (Avg Bid)
    $22 平均入札額
    11 入札

    I need someone to create video tutorials for VLSI design from basics to advanced concepts. Advanced Digital Design Concepts CMOS Logic fundamentals RTL Design with Verilog HDL's ASIC Design Systhesis Concepts ASIC Design Stratagies Static Timing Analysis Low power design implementation Design and power Constraints Perl/Shell Scripting EDA tools usage

    $480 (Avg Bid)
    $480 平均入札額
    7 入札

    Need someone who has the tools and/or ability to convert a relatively simple verilog (.v) file to liberty timing (.lib) format, and who can verify the resulting .lib file. If successful and painless, there will be more such projects.

    $60 (Avg Bid)
    $60 平均入札額
    3 入札

    It is required to implement the lyra2z cryptographic algorithm on the FPGA. Series FPGA Ultrascale Kintex language Verilog. [ログインしてURLを表示]

    $649 (Avg Bid)
    $649 平均入札額
    9 入札

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $25 (Avg Bid)
    $25 平均入札額
    14 入札

    Hey, I have a project that needs to be done in Verilog and Vivado and I'll share details to anyone interested.

    $25 (Avg Bid)
    $25 平均入札額
    8 入札

    Just need to design the Snake Gane as per my specifications. I am using Nexys 4 development board.

    $57 (Avg Bid)
    $57 平均入札額
    6 入札

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    $78 (Avg Bid)
    $78 平均入札額
    5 入札

    Task on verilog 3 bit ALU Deadline 1 day Amount USD 40

    $63 (Avg Bid)
    $63 平均入札額
    22 入札

    Need a small task on 3 bit ALU using verilog. Deadline 18 hours amount usd 30 .

    $28 (Avg Bid)
    $28 平均入札額
    3 入札

    I work in the Electrical Engineering Field. The project is to create a distance measuring program using verilog. I will be using Basys 3 ( FPGA) and an Ultrasonic sensor ( HC-SR04). The idea is to measure the gap between two vehicles. The sensor will be placed in the front of a toy car and used to measure the gap instantaneously and also save that data

    $117 (Avg Bid)
    $117 平均入札額
    21 入札

    I would like to discuss with freelancers having strong expertise in programming languages like VHDL, Verilog, Matlab, embedded C Please reach out to me. Engineering B.Tech. is must

    $16 / hr (Avg Bid)
    $16 / hr 平均入札額
    30 入札
    $194 平均入札額
    9 入札

    Hi guys, I've done a simple design to test the SRAM of Digilent Cmod A7 FPGA board. This is how it works: Using a terminal through UART, I send the input data and address to the SRAM. Then I send address where to read, and I get back the data previously written. Everything works OK except the controller. I need someone to review my design and fix it.

    $19 (Avg Bid)
    $19 平均入札額
    6 入札

    Any encryption code (AES/RSA) written in VHDL/Verilog in Quartus II for fpga board stratix IV. Please contact for more details.

    $33 (Avg Bid)
    $33 平均入札額
    3 入札

    we need a technical content writer who knows the system Verilog, OVM and UVM.

    $143 (Avg Bid)
    $143 平均入札額
    7 入札

    This is pavan. I am from the VLSI industry. I need a technical writer to explain 3 subjects(digital electronics, Verilog, and VHDL).

    $124 (Avg Bid)
    $124 平均入札額
    17 入札

    We are looking for C++ programmer with experience in building GUI using QT. Preferable EDA/ Verilog Experience with background in Electrical Engineering

    $500 (Avg Bid)
    $500 平均入札額
    15 入札

    Please refer the att...the attached document. This is the base paper of my project. I want to do my project on 64 bit square root carry select adder. I request you to help me with the coding in Verilog using Xilinx in gate level or switch level modelling. Can you please share the cost and the time line for the code. I will need it as soon as possible.

    $43 (Avg Bid)
    $43 平均入札額
    13 入札

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    $174 (Avg Bid)
    $174 平均入札額
    12 入札

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    $148 (Avg Bid)
    $148 平均入札額
    4 入札

    The aim of the project is to design a BIST controller to insert and detect the faults (defect) like ...Read disturbance, Erase disturbance, Program disturbance, SAF, TF, ADF, CFs, TF, NPSF, Retention fault in FLASH memory by using BIST algorithm like March algorithm using verilog or VHDL in Xilinx or Modelsim. Need Simulation waveforms for the same.

    $410 (Avg Bid)
    $410 平均入札額
    2 入札
    DSP48E1 help 終了 left

    Hi! I need some help with DSP48E1 verilog instantiation.

    $4 / hr (Avg Bid)
    $4 / hr 平均入札額
    5 入札
    I want clients 終了 left

    I need some help with selling my services. I am verilog/ matlab coder and I need customers . you find me a client , I write his/her code and you get paid %30 of the project budget

    $23 (Avg Bid)
    $23 平均入札額
    1 入札

    I need to implement the project using fully parallel interleaver and QPP interleaver in FPGA platform. the language used for coding is Verilog and it is synthesized in Xilinx.

    $152 (Avg Bid)
    $152 平均入札額
    7 入札

    Hello freelancers I have a lot of projects in all engineering fields so i am looking for Electrical & Electronics engineer Mechanical Engineer Civil Engineer Engineers should be expert in following fields Arduino Matlab Raspberry Pi FPGA Verilog/VHDL Python PCB Design (Eagle/Altium) Solidworks AutoCAD if you are expert in any of above mentioned

    $38 (Avg Bid)
    $38 平均入札額
    110 入札
    verilog project 終了 left

    verilog coding using putty or terminal. if you are interested i will give more information.

    $135 (Avg Bid)
    $135 平均入札額
    27 入札
    System verilog 終了 left

    I want help with system Verilog coding. I have a working code that I want revised a bit.

    $97 (Avg Bid)
    $97 平均入札額
    8 入札
    verilog project 終了 left

    mtech Verilog project

    $21 (Avg Bid)
    $21 平均入札額
    19 入札

    looking for someone who can convert Open CL algorithm into FPGA Verilog project

    $180 (Avg Bid)
    $180 平均入札額
    7 入札

    Only experienced developer in FPGA mining and OpenCL GPU mining. I am looking for a freelancer who can convert Open CL algorithm into FPGA Verilog project.

    $2830 (Avg Bid)
    $2830 平均入札額
    15 入札

    my company is going to build a website for the asic verification. we need a technical content writer who knows the Verilog, system Verilog,uvm and ovm industry subjects.

    $104 (Avg Bid)
    $104 平均入札額
    12 入札

    implement Hough transform algorithm with FPGA with verilog in ISE input = 8*8 binary image

    $101 (Avg Bid)
    $101 平均入札額
    2 入札

    ...the mics into FPGA-board, and stream this recording to either SD-card or as some other type of output. I need consulting about the possible output-types, and then the HDL/Verilog coding to do the recording, convert PDM-to-PCM (16 bit) and output all 6 microphones Not sure I will be able to supply a remotely-accessible computer connected to the FPGA+mics

    $20 / hr (Avg Bid)
    $20 / hr 平均入札額
    9 入札

    Hello, i need help with an assignment for verilog. Specifically I need to continue with an RISC-V ALU that I am required to make. Then after I am done with the executions, I need to make a Fetch, Decode and Writeback code. We can talk so I can explain more of the files given to us and for any questions. Some is the work that I have done so far. I am

    $131 (Avg Bid)
    $131 平均入札額
    12 入札

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    $4436 (Avg Bid)
    $4436 平均入札額
    27 入札

    Науково-дослідний проект в галузі неруйнівного контролю. ____________________________________________________________ Scientific research project in the field of non-destructive testing.

    $390 (Avg Bid)
    $390 平均入札額
    3 入札

    Verilog expert required for task on Digital Systems Deadline 2 Days Budget 30 usd. Details will be shared with interesting bidders

    $65 (Avg Bid)
    $65 平均入札額
    18 入札
    $21 / hr 平均入札額
    16 入札