絞り込む

私の最近の検索
次の条件で絞り込む:
予算
to
to
to
スキル
言語
    ジョブステータス
    1,356 verilog projects 仕事が見つかりました。次の価格: USD
    FPGA TCPIP implementation 5 日 left
    認証完了

    FPGA TCPIP implementation using Verilog

    $21 / hr (Avg Bid)
    $21 / hr \u5e73\u5747\u5165\u672d\u984d
    10 入札
    $23 \u5e73\u5747\u5165\u672d\u984d
    18 入札

    I have Altera Verilog source code. This is crosspoing from Altera. Add a special feature (essential) to enable any one input (DI) to connect simultaneously to ALLoutputs (DO). Likely part would be EPM570T100I5. You can get source code follow link. [ログインしてURLを表示]

    $46 (Avg Bid)
    $46 \u5e73\u5747\u5165\u672d\u984d
    16 入札

    I have a simple Verilog project. This is very simple. I attached a Logic diagram. Please reference this. Thanks for advance.

    $23 (Avg Bid)
    $23 \u5e73\u5747\u5165\u672d\u984d
    22 入札

    I want to Verilog programmer. This job i This is very simple. I attached image for logic. You can write code on QuartusII. and then the code must be compiled. Please check image and place bid. Thanks.

    $22 (Avg Bid)
    $22 \u5e73\u5747\u5165\u672d\u984d
    17 入札

    Verilog and Quartus based programming. The project requires a working alarm clock with certain specifications to be met when certain switches are activated.

    $21 / hr (Avg Bid)
    $21 / hr \u5e73\u5747\u5165\u672d\u984d
    20 入札

    Program counter to be simulated with testbench and implemented on De0-cv fpga. Please see file for exact specificiations and criteria.

    $131 (Avg Bid)
    $131 \u5e73\u5747\u5165\u672d\u984d
    19 入札

    Design an Alarm Clock using Verilog and implement it on DE0-CV board using HEX display. Design Specifications for the Alarm Clock • Time should be displayed on the 6-digits of the 7-segment display (HHMMSS). o The left two digits will be the hour, middle two digits will display the minutes and the right two digits will display the seconds. (the period

    $122 (Avg Bid)
    $122 \u5e73\u5747\u5165\u672d\u984d
    13 入札

    We are looking for a System Verilog Training for few Engineers in our premises.

    $1983 (Avg Bid)
    $1983 \u5e73\u5747\u5165\u672d\u984d
    5 入札

    Design Pipeline processor for RISC based instruction set on Xilinx ISE verilog for Spartan 3E board. Instruction set is given and we need certain kind of output based on designed assembly code. Code should be loaded on Instruction memory and it's already done. we have only 2 days for that but processor is 8bit and instruction is 16bit

    $100 (Avg Bid)
    $100 \u5e73\u5747\u5165\u672d\u984d
    8 入札

    ALU The ALU should be coded using these integer operations *, +, -, and /. Register File The register file must be implemented in a separate module. Hex display The hex display must be implemented using a function that converts digits to 7 segment display segments.

    $123 (Avg Bid)
    $123 \u5e73\u5747\u5165\u672d\u984d
    20 入札

    Design an Alarm Clock using Verilog and implement it on DE0-CV board using HEX display.

    $184 (Avg Bid)
    $184 \u5e73\u5747\u5165\u672d\u984d
    15 入札

    i need to design 8 bit pipeline line processor in xilinx ISE. It should be in verilog. there is 3 type of instruction set.

    $86 (Avg Bid)
    $86 \u5e73\u5747\u5165\u672d\u984d
    5 入札

    Hello, I need some help with Verilog coding. I already have the code but Im having errors and cant compile it. Also, I need hepl with implementing testbench. Teamviewer required to debug the code and I can send you the document to take a look at the project.

    $106 (Avg Bid)
    $106 \u5e73\u5747\u5165\u672d\u984d
    11 入札

    Hi, I have opencv python programs want to implement them on the ZYNQ SoC. To be in precise want to implement custom object detection(using opencv, tensorflow) on to ZYN...them on the ZYNQ SoC. To be in precise want to implement custom object detection(using opencv, tensorflow) on to ZYNQ board. And also converting the python program to VHDL/Verilog.

    $132 (Avg Bid)
    $132 \u5e73\u5747\u5165\u672d\u984d
    7 入札

    - Development Environment Tool : Xilinx Vivado and SDK Latest version Device : Xilinx Zynq7045 HDL : Verilog HDL Required IP Module :HDMI_RX, HDMI_TX Using PG235 [ログインしてURLを表示] Using PG236 [ログインしてURLを表示]

    $128 (Avg Bid)
    $128 \u5e73\u5747\u5165\u672d\u984d
    3 入札

    Hello, I have the complete knowledge of languages like shell, perl, python, verilog and system verilog.

    $72 (Avg Bid)
    $72 \u5e73\u5747\u5165\u672d\u984d
    1 入札

    Hi Iqra Software .., I noticed your profile and would like to offer you my project. We can discuss any details over chat. How many of your team members ar...Iqra Software .., I noticed your profile and would like to offer you my project. We can discuss any details over chat. How many of your team members are experienced with Verilog FPGA programing?

    $42 / hr (Avg Bid)
    $42 / hr \u5e73\u5747\u5165\u672d\u984d
    1 入札
    Image encryption 終了 left

    I need image encryption using verilog on FPGA board

    $803 (Avg Bid)
    $803 \u5e73\u5747\u5165\u672d\u984d
    13 入札

    I need the services of a Verilog/ Finite State Machine, Logic Control Designer/ Programmer. Good Logic synthesis is required which is basically conversion of a high-level description of design into an optimised gate-level or FSM representation. Regards,

    $29 (Avg Bid)
    $29 \u5e73\u5747\u5165\u672d\u984d
    16 入札