絞り込む

私の最近の検索
次の条件で絞り込む:
予算
to
to
to
種類
スキル
言語
    ジョブステータス
    1,443 verilog code game 仕事が見つかりました。次の価格: USD

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    $56 (Avg Bid)
    $56 平均入札額
    24 入札

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $1038 (Avg Bid)
    $1038 平均入札額
    4 入札

    hello, everyone i would like to hire fpga and verilog experts if you have experience on fpga, please bid on my project. thanks.

    $530 (Avg Bid)
    $530 平均入札額
    20 入札

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [ログインしてURLを表示]; a. The source can

    $625 (Avg Bid)
    $625 平均入札額
    3 入札

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    $462 (Avg Bid)
    $462 平均入札額
    10 入札
    Matlab Codnig 終了 left

    I need the matlab developer and verilog developer

    $625 (Avg Bid)
    $625 平均入札額
    17 入札

    hi, everyone i would like to hire fpga and verilog expert if you have experience on fpga, please bid. thanks.

    $520 (Avg Bid)
    $520 平均入札額
    24 入札
    16-point FFT 終了 left

    verilog code for radix-4 16 point fft

    $15 (Avg Bid)
    $15 平均入札額
    8 入札

    i want a verilog coding regarding radix-4 16 point FFT. so i need expert help.

    $16 (Avg Bid)
    $16 平均入札額
    4 入札

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $11854 (Avg Bid)
    $11854 平均入札額
    2 入札

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $10386 (Avg Bid)
    $10386 平均入札額
    1 入札

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $894 - $901
    $894 - $901
    0 入札

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $882 - $882
    $882 - $882
    0 入札

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $884 - $884
    $884 - $884
    0 入札

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $896 (Avg Bid)
    $896 平均入札額
    3 入札

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $736 - $883
    $736 - $883
    0 入札
    reviewing a code 終了 left

    hi all how are you? this is a verilog question whats output base on testbench? the codes are in txt file

    $52 (Avg Bid)
    $52 平均入札額
    1 入札

    CS 223 Digital Design: Smart Evacuation Elevator (System Verilog) Ödevin 21 Aralık 2018'e yetişmesi gerekiyor. Ödev hakkında bilgi için lütfen iletişime geçiniz.

    $150 (Avg Bid)
    $150 平均入札額
    3 入札

    Need to implement 16 point FFT in Verilog (Xillinx) , and use memory based LUT optimization , using the research paper attached to optimize the 16 point FFT, and compare the Area and Timing of both the optimized and un-optimized implementation. Will need a small write-up comparing both the results , complete source code of both the implementations.

    $156 (Avg Bid)
    $156 平均入札額
    6 入札
    Verilog Expert 終了 left

    I need urgent work requires Verilog expertise. It also includes a short report. More details on chat.

    $60 (Avg Bid)
    $60 平均入札額
    20 入札

    I need to design a 4 bit adder in verilog. I will provide more details in the chat.

    $35 (Avg Bid)
    $35 平均入札額
    6 入札

    Objective is to develop one VLSI Architecture and Verilog code for Algorithm-1(2D-SRNCP) [1] with Derivative variance correlation map for given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results

    $140 (Avg Bid)
    $140 平均入札額
    2 入札

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $88 (Avg Bid)
    $88 平均入札額
    5 入札
    $26 平均入札額
    4 入札
    $29 平均入札額
    6 入札

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $179 (Avg Bid)
    $179 平均入札額
    7 入札

    Need help program FPGA with Artix-7 using Verliog.

    $125 (Avg Bid)
    $125 平均入札額
    5 入札

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $175 (Avg Bid)
    $175 平均入札額
    1 入札

    Implement the Zen Protocol in the FPGA and update the Mining App

    $1220 (Avg Bid)
    $1220 平均入札額
    3 入札

    questions on Hardware Design Language and Programmable Logic Regarding Verilog or System Verilog questions. - Writing a function / typdef struct /identifing the types of errors, ... - (pulse width modulation, frequency dividers, counters, sorting, generating a sequence like a Fibonacci sequence, finite state machine, test benches, math functions

    $25 (Avg Bid)
    $25 平均入札額
    6 入札

    Make a serial interface system using Verilog

    $48 (Avg Bid)
    $48 平均入札額
    4 入札

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    $197 (Avg Bid)
    $197 平均入札額
    7 入札

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width

    $147 (Avg Bid)
    $147 平均入札額
    5 入札

    Design of a signal generator using verilog hdl. Should be done using Vivado Design Suite . More details in chat.

    $27 (Avg Bid)
    $27 平均入札額
    6 入札

    image watermarking baed on dct algorithm in verilog code, need to implement in xilinx board

    $219 (Avg Bid)
    $219 平均入札額
    4 入札

    Part 1: Dynamic Patterns Using LEDs Requirement In this part, you are required to write a Verilog code that produces at least four different dynamic patterns, that is changing with time with reasonable speed. And those patterns are controlled by switches. Features • Use the most left switches to change the patterns. • Design your own patterns. • Use

    $137 (Avg Bid)
    $137 平均入札額
    8 入札
    Verilog game 終了 left

    I have a verilog game. I need a freelancer to change the resolution of the game and add a background.

    $63 (Avg Bid)
    $63 平均入札額
    2 入札

    Hello, I have developed the full game in verilog, but I need help with a game over screen to pop up with the player loses all of his lives or a win screen with the player has beaten the game. I will provide you with all the code, mifs, rams, and I just need help to implement the win and game over screens.

    $233 (Avg Bid)
    $233 平均入札額
    3 入札

    I want to implement the Ethernet connection. The deliverables are as follows -Verilog code to run on a Spartan 6 Board - (xc6slx100) -simulation time diagrams (more details will be given to the winner) - The code should be able to transmit and receive data at 1000mbs.

    $493 (Avg Bid)
    $493 平均入札額
    7 入札

    Simple project, that basically should detail the observed waveforms and max frequency of given code.

    $25 (Avg Bid)
    $25 平均入札額
    8 入札

    Hi Behailu D., I noticed your profile and would like to offer you my project. We can discuss any details over chat. conversion python to verilog

    $50 (Avg Bid)
    $50 平均入札額
    1 入札

    El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su...

    $227 (Avg Bid)
    $227 平均入札額
    2 入札

    El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su...

    $242 (Avg Bid)
    $242 平均入札額
    4 入札

    I need someone to write verilog code and also test .do files for a maze game. The program should output to vga. The rules of the game are simple. You start at a point and have to figure out how to get to the exit just like an actual maze. However, there is a monster chasing you and if he catches you, you are dead. The player's movement should not be

    $174 (Avg Bid)
    $174 平均入札額
    4 入札
    8-bit Calculator 終了 left

    A calculator has to bee designed using System Verilog. It includes designing ALU, memory and system controller.

    $145 (Avg Bid)
    $145 平均入札額
    2 入札

    I need someone to write verilog code and also test .do files for a simplified board game. The program should output to vga. the game is quite simple ;2 players roll dice and move x amount of squares according to the number rolled. first to the end of the board wins. We can discuss the details. The vga display should be very simple and custom made --

    $155 (Avg Bid)
    $155 平均入札額
    2 入札

    Code needs to be ported from Matlab to Verilog

    $119 (Avg Bid)
    $119 平均入札額
    5 入札

    Verilog Task with Vivado and Quartus 2. Should be familiar with schematic design in Altera Quartus 2.

    $38 (Avg Bid)
    $38 平均入札額
    5 入札