絞り込む

私の最近の検索
次の条件で絞り込む:
予算
to
to
to
種類
スキル
言語
    ジョブステータス
    2,000 verilog ascii 仕事が見つかりました。次の価格: USD

    For this project, I need a skilled Verilog programmer with FPGA implementation experience. The key task is to encode a 4x4 binary (black and white) image into an 8x8 image using least significant bit replacement. Key Responsibilities: - Implementing a least significant bit replacement algorithm. - Delivering clean and efficient Verilog code. - Ensuring compatibility with FPGA hardware. Required Skills and Experience: - Proficiency in Verilog code - Understanding of LSB replacement - Experience with FPGA implementation - Working knowledge of image processing, specifically with binary images.

    $12 (Avg Bid)
    $12 平均入札額
    2 入札

    I'm seeking highly skilled Verilog programmers with a solid understanding of Moore state machines and Structural models. In this project, you will design a moore coffee machine with verilog on vivado Key responsibilities: - Create a Verilog project according to the tasks mentioned in the document. Everyt task must work correctly. Skills and experience required: - Proficient in Verilog programming. - Previous experience with Moore FSMs. - Knowledge in working with input/output functions in Verilog. - Deep understanding and practice with structural models. Experience in creating similar designs will be a significant advantage. This is an excellent opportunity for a programmer expert in creating practical Verilog designs with ease.

    $22 (Avg Bid)
    $22 平均入札額
    6 入札

    I am looking for a skilled Verilog coder with experience in advanced digital circuit design and implementation. Tasks will involve designing and implementing complex circuits, specifically those involving CPUs or intricate state machines. Key Responsibilities: - Design and implement advanced digital circuits - Test and debug created designs - Maintain documentation of design process and circuit function Skills & Experience: - Expertise in Verilog coding - Experience with complex digital circuit design and implementation - Familiarity with CPUs and complex state machines - Proficiency in using Xilinx Vivado for running Verilog simulations Please ensure you have this experience before placing a bid on this project.

    $125 (Avg Bid)
    $125 平均入札額
    7 入札

    I require an expert who can proficiently implement a digital algorithm using Verilog code. The hardware of choice for this undertaking is an FPGA (Field Programmable Gate Array). The complexity level of the algorithm is simple, encompassing basic mathematical operations. Ideal Skills: - Proficient in Verilog. - Experience with FPGA. - Strong understanding of basic mathematical operations. Responsibilities: - Outline and implement a digital algorithm. - Validate the functional correctness of the design. - Perform final checks and tests ensuring operational efficiency on the FPGA device. I welcome professionals who maintain high standards of performance and have prior experience working on a similar task. Your expertise will largely determine the success of this project.

    $39 (Avg Bid)
    $39 平均入札額
    12 入札

    ...Jetson Nano and another device via the CAN bus, utilizing the RS485 CAN HAT. Documentation and examples for the RS485 CAN HAT for the Jetson Nano are available here: Project Requirements: Data packets to be transmitted are split into frames of 8 bytes each, with the first 7 bytes of the frame encoded in ASCII. The last byte is an integer frame counter that does not convert to ASCII. A checksum is generated from the packet data and appended at the end of the packet using the following function: c Copy code uint16_t crc_chk_value(uint8_t *data, uint16_t size) { uint16_t crc = 0; while (size--) { crc ^= *data++; for (unsigned k = 0; k < 8; k++) crc = crc & 1 ? (crc >> 1) ^ 0xa001

    $509 (Avg Bid)
    $509 平均入札額
    21 入札
    Urgent Intermediate Circuit Simulation 9 時間 left
    認証完了

    Completing an intermediate-level circuit simulation is on the top of my agenda, and time is of the essence. Key Requirements: - Generate a simulation circuit using either Verilog or VHDL. - The complexity level should be intermediate, meaning that it should include components such as adders, decoders, and multiplexers. Ideal Candidate: An experienced freelancer with a strong background in circuitry and simulation languages such as Verilog or VHDL. Quick response and comprehension of task requirements are paramount due to the urgency of the project. Remember, the successful completion of this project is deemed urgent. Therefore, a prompt response and start are appreciated.

    $95 (Avg Bid)
    $95 平均入札額
    24 入札

    I'm in need of an individual skilled in Verilog who can help me achieve a specific task. - Task: Your main responsibility would be writing Verilog code for a simple module implementation. This does not involve complex system level code designs or CPU architecture. - Objective: The primary objective of the module is to model a specific digital logic circuit. The project does not require interaction with other modules or utilization of specific hardware components. The ideal candidate would possess: - Solid experience in Verilog coding, - Expertise in digital circuits, - Strong understanding of digital logic circuits, - A meticulous approach to ensure accuracy in modeling the required digital logic circuit. If you are passionate about Verilog and love c...

    $108 (Avg Bid)
    $108 平均入札額
    13 入札

    ...achieving a specific task. I already have a code for core RISC-V in system Verilog and need help running it in my Linux based virtual machine. The final objective includes enabling a basic load counter and comprehending the code thoroughly. need to create a presentation for my Verilog project. For the first task, I need to count the number of instructions entering the pipeline after a mispredicted branch, which is important for security. I need to run a test code to measure performance and count the flushed instructions. Can you help with this in Verilog? We can work together on it and complete the presentation.? To achieve the listed tasks, the freelancer should possess: - Expert knowledge and experience in working with Verilog, - Proficiency in executi...

    $11 / hr (Avg Bid)
    $11 / hr 平均入札額
    7 入札
    programming -- 2 終了 left

    I am looking for a programmer who can help me to send ASCII values to RS232C port of a PLC from USART of STM32F4O7VGT6 Discovery board using USART1 of the microcontroller. The code must be in header file written in C language and my existing project doesn't use HAL libraries instead the Usart library that i have in my file system is #include "stm32f4xx_usart.h" so the code is preferred to be written around the same, and if Hal Library usage is necessary then how to include it in my code must be guided for so that I could easily include in my Attolic True Studio Project. The entire project is being written in C programming language. Just need to send Characters, strings , integers and floating point numbers from Microcontroller to PLC. Will be using a TTL to RS232 leve...

    $99 (Avg Bid)
    $99 平均入札額
    10 入札

    ...together in schools, adding to the realism. - Customizable Environment: The aquarium will be an underwater coral reef. The user should be able to customize this for a personally engaging experience. - High-Resolution DDS textures: The textures provided should be updated for a higher resolution to give a beautiful, textured look and feel to the aquarium. I already have all the necessary meshes in .X ascii format and DDS textures ready. Ideal candidates will be proficient in DirectX with experience in creating interactive 3D environments, have a keen eye for detail, and ability to code in Visual Studio. A knack for mimicking natural animal behavior in 3D space would be a definite plus. If you've got the skills and the drive, I'd love to hear from you. Attached are some...

    $141 (Avg Bid)
    $141 平均入札額
    9 入札

    In this project we will be implementing a control system using the Lattice iCE FPGA. The task at hand involves converting a schematic for a Synchronous Data Link Control (SDLC) data stream to an SPI Master data stream converter to Verilog or VHDL and then verifying the design through simulation. And finally creating the file that will be used to program the target part in production. The ideal freelancer for this job is proficient in working with FPGAs, preferably with a strong background in the Lattice iCE FPGA. I’m looking for someone adept in schematic to HDL conversion. Experience in working with SDLC data will serve as a plus. Please ensure that your experience and skills include: - FPGA development, specifically with the Lattice iCE. - Expertise in schematic to HDL ...

    $52 / hr (Avg Bid)
    $52 / hr 平均入札額
    7 入札

    I'm currently in search of an expert in electronics, Specifically FPGA's and Verilog who can assist in creating a 32 channel logic analyzer. The analyzer's primary role will be to facilitate the debugging of digital circuits, analyzing serial communications, and examining micro-controller signals and digital protocols. Key Responsibilities: - Design and create an analyzer able to decipher multiple digital protocols including CAN, SPI, I2C, UART, RS422, RS485, i2C 1-Wire, and SIM devices. - Equip the analyzer with a unique functionality to understand and interpret data in custom HEX, Bianry and ASCII formats. Ideal Experience and Skills: - Proficient in digital protocols and encoding. - Extensive experience in electronics, especially in creating and debugging...

    $583 (Avg Bid)
    $583 平均入札額
    32 入札

    Essentially we convert a string to ASCII. Then find a reversible algorithmn to summate/multiply the keys together. Then with the final variable and other variables such as key length and pigeonholer; We deduce the keys.

    $72 (Avg Bid)
    $72 平均入札額
    1 入札

    Its about vintage videogames I have a project that make emulation of cartridges. Each original Cartridge have circuits with ASIC customs called " mappers ". Theses mappers circuits are not available for sale, because was made in 90 years. Some hackers rebuild functionality of Asics throught verilog, and implemented in a single cartdridge with ALL mappers inside. In Github are The opensource project , and ALL mappers writed in verilog are available separated. My Idea is take one a one mapper and generate a output file and burn in individual hardware , like Xillinks XC9572 or XC95144 because The original project use hard weight hardware,like a

    $521 (Avg Bid)
    $521 平均入札額
    12 入札

    Hi, I need someone really experienced in FPGA, DSP, and specifically IFF signlas. I need to create an algorithim to detecet different modes of IFF signals and classify them. then display the data of the signals. I will aslo need someone to finalize the verilog code, help me with testing, debugging of my project, it will be a long time agreement not just a task to be done. I am hoping to collaborate with a diligent engineer who accurately interprets given instructions and is capable of delivering quality work. I am looking forward to your proposals.

    $601 (Avg Bid)
    $601 平均入札額
    14 入札

    I need someone proficient in FPGA programming and matrix manipulations to develop a solution that involves multiplying two-dimensional matrices on PYNQ Boards. The project's objectives include: • Computing proc...develop a solution that involves multiplying two-dimensional matrices on PYNQ Boards. The project's objectives include: • Computing processes for small-sized matrices • Ability to handle medium-sized matrices • Building the necessary verilog code and TB to facilitate and optimize the matrix multiplication on the PYNQ boards Here are the critical skills and experience needed for the job: • Familiarity with PYNQ FPGA programming • Experience working with PYNQ Boards • Deep understanding of matrix operations • Proficient...

    $39 (Avg Bid)
    $39 平均入札額
    2 入札

    Bundle of 4 entry level Logic Design outputs --->Verilog , 4-bit wide 2:1 MUX ,Mealy machine , and a little more

    $131 (Avg Bid)
    $131 平均入札額
    25 入札

    I'm seeking a skilled developer to carry out the task of implementing a basic/compact model of The C versions of games played on a grid consisting of a small 2D array and are displayed using simple ASCII text characters using printf. They are no fun to play in the C version, but that allows you to test out your game logic, etc. **Key Tasks:** - Implementation of a functional MIPS architecture - Ensuring architecture's simplicity and understandability for educational purposes

    $63 (Avg Bid)
    $63 平均入札額
    8 入札

    As an FPGA expert, my project demands crucial implementation and testing of FPGA-based systems, along with adept ...transferred and received properly coz its serial data. if the data received equal to certain vaule ( the value i serialized before sending ) then LED is on, or use a method to display the received data. I am also forwarding 2 clocks that i need to receive at the same frequency they were set in the input. Critical Skills - Proficiency in Verilog - Prevailing experience with Xilinx FPGAs Ideal freelancers will possess substantial experience using Verilog for FPGA programming and have a strong background in Xilinx products. Solid debugging skills and the ability to devise efficient tests for FPGA-based systems are a must. ALL CODES ARE DONE, I JUST NEED SOMEONE...

    $57 (Avg Bid)
    $57 平均入札額
    7 入札

    ...zero-length files, ensuring they are identified and managed appropriately. - **File Conversion:** Develop scripts for converting ANSI files to ASCII format, including specialized processing of PSTPF500 files and converting answers to ASCII format. - **Handling of Sorted Files:** Automatically create new files to store sorted content, ensuring no data is overwritten and historical data integrity is maintained. **Ideal Skills and Experience:** - Strong proficiency in batch scripting and command-line utilities. - Experience with file management automation, including sorting, merging, and conversion between different formats. - Knowledge of ANSI and ASCII formats and the technical requirements for converting between them. - Familiarity with PSTPF500 file processing is ...

    $7 (Avg Bid)
    $7 平均入札額
    1 入札

    ...Defining the specifications and performance targets for the graphics card, considering factors such as core count, memory bandwidth, and power efficiency. Designing and modeling the GPU architecture using computer-aided design (CAD) software, incorporating advanced features for rendering, compute, and artificial intelligence. Implementing the design using hardware description languages (HDLs) such as Verilog or VHDL, and simulating the functionality using specialized tools. Conducting rigorous testing, validation, and optimization to ensure the graphics card meets performance, reliability, and compatibility standards. Iterating on the design based on feedback, performance analysis, and emerging technologies. **Power Efficiency:** - My priority is an energy-saving design. The cha...

    $56405 (Avg Bid)
    $56405 平均入札額
    9 入札

    As your client, I'm on the lookout for a skillful coder with intermediate experience in C programming. The task at hand is to develop a C program that can effectively render ASCII images. If you possess prior experience in similar image rendering projects, it could potentially strengthen our collaboration. So let's get started and transform our image ideas into ASCII reality together. Coding shall never have looked as artistic as it will after this particular task.

    $16 (Avg Bid)
    $16 平均入札額
    10 入札

    ...project. - Familiarity with high-speed interface protocols and their integration into FPGA designs. **Ideal Skills and Experience:** - Strong background in electrical engineering or computer science, with a focus on hardware design. - Prior projects or experience in FPGA-based design, especially those involving DSP or video processing. - Proficient in C/C++ for algorithm development and HDL (VHDL/Verilog) for hardware description. - Knowledge of optimization techniques for power efficiency and performance maximization in FPGA designs. - Ability to work with simulation tools and perform thorough validation and testing of the designed hardware. My project calls for an innovative and technically skilled freelancer who can navigate the complexities of advanced FPGA design. If you h...

    $15 / hr (Avg Bid)
    $15 / hr 平均入札額
    9 入札

    I am seeking a talented programmer to develop an encryption algorithm using Verilog language, which will be implemented using FPGA in Xilinx. Key Requirements: - Comprehensive understanding of Verilog programming and encryption algorithms - Extensive experience in FPGA implementation - Proficiency in Xilinx The ideal candidate should be capable of creating an efficient and secure encryption system from scratch. Your algorithm will be tested for security, efficiency, and performance during Evaluation. Please include examples of relevant previous work in your bid. Thank you.

    $123 (Avg Bid)
    $123 平均入札額
    4 入札

    ...seeking a highly skilled freelancer with expertise in Verilog for an advanced system design and optimization project targeting FPGA (Field-Programmable Gate Array). This project demands someone who can navigate complex Verilog coding with ease and contribute to significant system improvements. **Core Requirements**: - Profound knowledge in Verilog coding, specifically for FPGA platforms. - Experience in advanced system design and optimization. - Capability to work through complex modules and processes to deliver optimized solutions. **Ideal Skills and Experience**: - Strong background in FPGA-based design and development. - Proficient in writing, analyzing, and optimizing Verilog code. - Familiarity with debugging and testing Verilog code in a real F...

    $86 (Avg Bid)
    $86 平均入札額
    4 入札

    I'm searching for a coder who can assist me in developing an application in JavaScript that converts ASCII Key Codes into a single number represented in Scientific Notation, and vice versa. Key Points: - Application should enable conversion of ASCII Key Codes to a single number represented in Scientific Notation. - Ability to extrapolate the initial keys from the resultant single number. - Non-alphanumeric ASCII characters should be excluded from this conversion. Ideal Skills: - Proficient in JavaScript - Deep understanding of ASCII Key Codes and Scientific Notation - Attention to detail for accurate conversion processes.

    $71 (Avg Bid)
    $71 平均入札額
    24 入札

    I'm seeking a talented freelancer with expertise in FPGA development to assist in implementing high-level synthesis (HLS) algorithms on the Vitis platform. I have a solid background in HLS but need guidance with Vitis integration. Requirements: • Experience with Vitis platform and HLS technology • Proficiency in Verilog programming • Past work with image, data encryption, or signal processing algorithms. Ideal Skills: • FPGA design and development • HLS algorithm optimization for performance • Familiarity with Xilinx development tools • Ability to write clean, maintainable code Goals: • To effectively integrate HLS algorithms into a Vitis workflow • To optimize algorithm performance on an FPGA architecture I look forward to colla...

    $325 (Avg Bid)
    $325 平均入札額
    3 入札

    ...Given Name. 2. **Field Types and Validation**: - Establish precise types for Username, Email, Password, and Given Name. - **Username**: Limit to 1-20 ASCII characters. - **Email**: Employ a robust library for validation to ensure comprehensive accuracy, including support for "+" in email tags. - **Password**: Adhere to ISO 27001 standards: - Length: 8-28 characters. - No spaces. - Must include at least one of the following: - Upper case letters. - Lower case letters. - Numbers. - Special characters. - **Given Name**: Optional field; permit 1-20 ASCII characters. 3. **Data Handling**: Implement rigorous client-side validation, followed by secure data transmission to our s...

    $8 - $15 / hr
    シール
    $8 - $15 / hr
    49 入札

    I require a detailed yet short guide that presents part numbers and a how-to when it comes to connecting and sending commands to a 4-7 Digit MODBUS-RTU-ASCII LED display from an RS232 port rather than the native RS485. The primary usage of this LED display will be to showcase alphanumeric textual messages, and the RS232 port runs on a Windows operating system. Thus, ideal candidates must possess: - Proficient knowledge of RS232 and RS485 ports - Experience with MODBUS-RTU-ASCII LED displays - Skills in creating easy-to-understand instructions - Capacity to detail required parts and part numbers Without these skills and experience, the freelancer would not be successful in this task. The end goal is creating a document that clearly illustrates these steps and connections to...

    $161 (Avg Bid)
    $161 平均入札額
    29 入札

    I require an experienced freelancer conversant in Verilog and familiar with Vivado tools to help expedite my digital circuit project. Efficiency and expertise are paramount to meet my project milestones. Key Tasks: - Synthesize and implement Verilog code - Optimize digital circuit designs using Vivado Skills Needed: - Proficient in Verilog - Proficient with Xilinx Vivado Suite - Strong in circuit synthesis and implementation - Ability to write clean, maintainable code - Experience with digital circuit design and simulation - Solid understanding of FPGA workflows Ideal Experience: - Previous successful FPGA projects - Proven track record with Vivado IDE - Strong debugging skills If you are a detail-oriented problem solver with the skills mentioned above and have a h...

    $92 (Avg Bid)
    $92 平均入札額
    9 入札

    I'm looking for a mathematician expert to help me create a hash. The idea is that a string is converted into ASCII Keys. These ASCII keys are then combined to create a number in scientific notation. Then essentially we need to redefine the keys using the scientific notation number.

    $8 (Avg Bid)
    $8 平均入札額
    11 入札

    Im looking for a mathematician expert to help me create a hash. The idea is that a string is converted into ASCII Keys. These ASCII keys are then combined to create a number in scientific notation. Then essentially we need to redefine the keys using the scientific notation number.

    $10 (Avg Bid)
    $10 平均入札額
    14 入札

    Im looking for a mathematician expert to help me create a hash. The idea is that a string is converted into ASCII Keys. These ASCII keys are then combined to create a number in scientific notation. Then essentially we need to redefine the keys using the sceintific notation number.

    $15 (Avg Bid)
    $15 平均入札額
    6 入札

    Im looking for a mathematician expert to help me create a hash. The idea is that a string is converted into ASCII Keys. These ASCII keys are then combined to create a number in scientific notation. Then essentially we need to redefine the keys using the sceintific notation number.

    $11 (Avg Bid)
    $11 平均入札額
    9 入札

    I'm seeking a highly skilled Verilog engineer to design and implement an AES encryption and decryption system. This project has been initiated with the purpose of ensuring data security and as such, the successful applicant must be experienced in the field of cryptography. Proficiency in Verilog and a clear knowledge of encryption methods, particularly AES, are crucial for the success of this project. In your application, kindly provide: - Details of your past experiences related to Verilog - Any relevant project proposals you've worked on, showcasing your proficiency in developing AES systems. The deadline for completion of the project will be within one month. Please keep this timeframe in mind as you consider your application and potential schedule. I...

    $391 (Avg Bid)
    $391 平均入札額
    8 入札

    I'm seeking a proficient freelancer to create a Python script for a Raspberry Pi Zero that will function as a data bridge between a serial connection and Bluetooth Low Energy (BLE). I have an usb device connected to the PIzero port via OTG adapter sending string of data to the serial in ascii format. The Usb device is autodetected so will just use the pyserial package to gather data. I need to take those data and send over BLE so the Pizero will act as simple BLE server bridging those data to BLE conversely i shall send some bit the other way round. I have the script already made for ESP32 in ESP-IDF framework need to replicate in python on Pizero using the same UUID. It is quite easy job for experienced user with bit of - Knowledge of Raspberry Pi platforms, specifically Pi Z...

    $158 (Avg Bid)
    $158 平均入札額
    25 入札

    The project can be structured in 2 phases and shall be written in Octave (~Matlab) code. 1. Phase: File Merging of 1 ASCII and 2 binary files via time stamps (sample files available) 2. Phase: Complex FFT (or DFT?) of down-converted high-frequency IQ data; extraction of complex signal values for a selctable number of known frequencies per time stamp. Signal values to be extracted for all time stamps in an automatic routine. Results to be written in an ASCII file with given structure. Data visualisation. 3. Phase: Follow-on project: Post-processing on GPS-based 3D-position & 3D-orientation data and merging with ASCII File from phase 2. See also flow chart attached with details of phase 1. Details of phase 2 still in progress.

    $143 (Avg Bid)
    特集 緊急
    $143 平均入札額
    6 入札

    ...Implement 4x4 matrix and 2x2 kernel convolution. - Employ kogge stone adder for efficiency. - Integrate vedic multiplier for rapid multiplication. - Ensure system operates with integer value precision. - Target design is for an FPGA using Verilog or VHDL. **Ideal Skills** - Proficiency in FPGA programming. - Strong background in digital arithmetic circuits. - Experience with kogge stone adders and vedic multipliers. - Knowledge of image processing techniques. - Use of Shifting , multiplication and addition in performing 2d convolution - Fluent in Verilog or VHDL coding. - Ability to optimize for power, area, and speed. **Project Deliverables** - Optimized HDL code for the convolution system. - Synthesis and simulation results demonstrating performance. - Documentation ou...

    $232 (Avg Bid)
    $232 平均入札額
    2 入札

    I'm seeking a proficient Verilog developer to implement a 2D convolution for the following image processing applications: edge detection and object recognition. • Core Requirements: - An extensive understanding of 2D Convolution and its application in edge detection and object recognition - Strong proficiency in Verilog programming language • Device specifications: - The 2D convolution algorithm needs to be coded specifically for an ASIC/FPGA device. Prior experience with designing for this platform is essential. This project demands precision, an in-depth understanding of image processing and excellent problem-solving skills. A proficiency in Verilog can significantly boost the effectiveness of the development process. Hence, expertise in ...

    $18 - $151
    $18 - $151
    0 入札

    ...an experienced Verilog developer with expertise in digital circuit design, creating testbenches, and debugging existing Verilog code. While I didn't specify any particular tasks, I encourage you to utilize your problem-solving skills to lead this project's technical aspects. To apply for this project, please include: 1. Past Work: Include examples of your previous projects, focusing on your ability to create and implement successful digital circuit designs. 2. Verilog Code Samples: Although I am interested in all aspects of your past work, I would particularly like to see examples of your work on testbench designs. Your ability to create effective and efficient testbenches will be crucial to this project. 3. Experience: Your track record and breadth of ...

    $13 (Avg Bid)
    $13 平均入札額
    5 入札

    For my project, I am looking for a proficient Verilog programmer to simulate the behavior of a mixed circuit. This is a hub project . there will be 4 layer of slave input . the module needs to OR the all data and forward to another level of slave.

    $421 (Avg Bid)
    $421 平均入札額
    10 入札
    verilog code 終了 left

    I'm looking for an expert with an in-depth understanding of digital circuits and solid experience with Verilog to help me design a digital circuit. This project aims to create a I2S input (64FS) to a 20 bit serial data output module with separate left and right output channels according to AD1862 data input specification. Key tasks include: - Design Verilog code for specific functionalities - Proactively troubleshoot and rectify any issues during the design process The ideal candidate will have: - Excellent knowledge of Verilog and its applications - Understanding and experience in designing digital circuits - Proven problem-solving skills and attention to detail Please only bid if you have the relevant skills and experience. Thanks!

    $214 (Avg Bid)
    $214 平均入札額
    12 入札

    ...consectutively per key No more then 6 number consectutively per key The private keys in the hashtable cant have any of these values in them . This will drastically reduce the scan space Skills and Experience: - Advanced level of familiarity with FPGA and bitstream development - Strong understanding of FPGA architecture and programming languages - Proficiency in programming languages such as VHDL or Verilog - Experience in designing and implementing complex FPGA systems - Knowledge of hardware design principles and methodologies Project Requirements: - Develop a Kangaroo Pollard FPGA Bitstream for personal use - Create an operating application with specific features based on my requirements - Integrate the bitstream and operating application to work seamlessly together - Pro...

    $890 (Avg Bid)
    $890 平均入札額
    14 入札

    I am seeking a proficient Verilog programmer to construct a PID controller from the ground up to manage a DC motor using PWM. The controller will interface with a Sparton 6 - FPGA and a DC motor driver. The characteristics that should be managed by the PID controller are the speed and position of the motor. The ideal candidate will: - Have substantial Verilog programming experience - Be experienced with PID controller development - Have a deep familiarity with working in Xilinx ISE environment - Demonstrate a high competency in controlling motor speed and position via a PID controller Your work will be key in ensuring the optimal performance of the DC motor in its relevant application. Please only bid if you have the above-listed skills and experience and can deliver...

    $687 (Avg Bid)
    $687 平均入札額
    12 入札

    I am looking for a professional who can devise a code in Verilog-2001 for adaptive haze removal in image processing. Requirements: - Proficiency in Verilog-2001 coding - Strong understanding of image processing algorithms - Experience with adaptive haze removal techniques - Ability to implement and optimize the code for efficient processing Please note that I have a specific image processing algorithm in mind for the haze removal and I am relying on your expertise to implement it effectively.

    $262 (Avg Bid)
    $262 平均入札額
    4 入札

    ...and provide insightful advice on my current Verilog code. Here's what I need: Verilog Code Review: - The crux of the project is the design aspect of my Verilog code. I need a professional who can scrutinize the implementation, selecting the best practices and pointing out areas for improvement. Focus Areas: - The emphasis of this project is particularly on the implementation of design. I need you to ensure the functionality of the architecture and its alignment with the set objectives and tasks. Required Skills and Experience: - An ideal candidate should have extensive knowledge in Verilog programming and code review. - A strong understanding of digital design and implementation is critical. - Proficiency in evaluating the functionality of Verilo...

    $10 / hr (Avg Bid)
    $10 / hr 平均入札額
    9 入札

    I have a requirement for an expert in the Mallet Algorithm to help reduce power consumption by 30% through the development of a Verilog code for an approximate multiplier. Ideal Candidate Should: - Have expertise in the Mallet Algorithm and its implementation. - Possess deep knowledge in power optimization in coding. - Be proficient in running codes on Vivado software. - Have demonstrable experience in power reduction through code optimization. The goal here is not just to write a code, it's to creatively utilize your expertise with the Mallet Algorithm in creating a power-efficient multiplier that will noticeably cut down operation costs.

    $25 (Avg Bid)
    $25 平均入札額
    8 入札

    ...opportunity involves the creation of a complex 32-channel logic analyzer using FPGA and providing the appropriate Verilog code. - High-Speed Data Capturing: The system should be capable of clocked data capture at 200MHz or higher. - PC Utility: The project includes the production of a suited PC Utility, specifically designed for Windows. This utility should be meticulously engineered to capture real-time data, save treasured data content, and thoroughly analyze vital capture data. - Protocol Interpretation: Essential to the utility's operation is its smooth understanding of the common protocols including UART, SPI, I2C. The ideal candidate will be proficient in FPGA programming and Verilog, with a sound background in Logic Analyzer systems. In-depth protocol un...

    $636 (Avg Bid)
    $636 平均入札額
    32 入札

    I am in need of a freelancer who is proficient in Verilog FPGA programming, specifically using the Lattice platform. The purpose of the FPGA programming is for signal processing. Requirements: - Proficiency in Verilog FPGA programming - Experience with ICESTUDIO - Experience of Lattice ICE40 - Deep understanding of vga framebuffers and signal processing Skills and Experience: - Strong knowledge of Verilog and FPGA programming - Previous experience with ICESTUDIO - Familiarity with signal processing algorithms and techniques If you have the necessary skills and experience, please submit your proposal.

    $197 (Avg Bid)
    $197 平均入札額
    13 入札

    ...Basic, which is a requirement for this project. Project 1: UI Buttons - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - The code creates clickable buttons in the Windows command terminal using ascii characters. This needs to be expanded and commented for ease of use. Button in short should know their state, and function as a simple GOTO and execute some code. Project 2: Faux Mouse Icon - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - A faux mouse icon in the terminal to work with clickable buttons. It will follow the X and Y coordinates of the mouse. An ASCII character can be used to represent the mouse icon. Project 3: Simple Multiplayer - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - I have a basic save and load function w...

    $826 (Avg Bid)
    $826 平均入札額
    30 入札