Designing pci card using fpga仕事

絞り込む

私の最近の検索
次の条件で絞り込む:
予算
to
to
to
種類
スキル
言語
    ジョブステータス
    3,690 designing pci card using fpga 仕事が見つかりました。次の価格: USD

    Merhaba, bizim bir projede FPGA mühendisine ihtiyacimiz var ve sizinle bu konuda görüsmek istiyorum.

    $10 (Avg Bid)
    $10 平均入札額
    1 入札
    ASIC FPGA Firmware development 4 日 left
    認証完了

    We are looking for developers/coders specialized in cryptos and blockchain for a project of firmware development. We would like to get a firmware to overclock this mining hardware i.e. graphic cards (GPU) RX580 8Go. Which are the maximum hashrates performances you can get?

    $2056 (Avg Bid)
    $2056 平均入札額
    3 入札

    ...and 4K horizantal resolutions. During line scan mode we need to reach 25 kHz. Area scan speed can be any 10-30 fps. We will use OS08A20 CMOS image sensor and Altera or Xlinx FPGA. As the milesotones: 1. Creation of camera controller to achive area scan and high speed line scan functions. 2. Sending image over USB 3.0 or Gigabit ethernet 3. Testing

    $1 / hr (Avg Bid)
    $1 / hr 平均入札額
    1 入札

    ...and 4K horizantal resolutions. During line scan mode we need to reach 25 kHz. Area scan speed can be any 10-30 fps. We will use OS08A20 CMOS image sensor and Altera or Xlinx FPGA. As the milesotones: 1. Creation of camera controller to achive area scan and high speed line scan functions. 2. Sending image over USB 3.0 or Gigabit ethernet 3. Testing

    $1 / hr (Avg Bid)
    $1 / hr 平均入札額
    1 入札

    ...and 4K horizantal resolutions. During line scan mode we need to reach 25 kHz. Area scan speed can be any 10-30 fps. We will use OS08A20 CMOS image sensor and Altera or Xlinx FPGA. As the milesotones: 1. Creation of camera controller to achive area scan and high speed line scan functions. 2. Sending image over USB 3.0 or Gigabit ethernet 3. Testing

    $1 / hr (Avg Bid)
    $1 / hr 平均入札額
    1 入札

    ...Microcontroller platforms. Strong debugging skills with JTAG and boot-loader environments. Experience in bring up of peripherals like I2C, SPI, MMC, USB, Audio, Display, Video, Camera and PCI, Battery, WiFi, BT & power management. Experience with development of peripheral diagnostics and interface verification test code. Experience in board bring-up.

    $350 (Avg Bid)
    $350 平均入札額
    7 入札

    Dear Muhammad, I am looking for an Hardware Engineer having experience with FPGA/ASIC in the Ethernet area. We want to build and develop a product and it looks that you would be able to do that. More details about the project I would share in the chat.

    $10 (Avg Bid)
    $10 平均入札額
    1 入札

    ...We have already install ssl on website [ログインしてURLを表示], obtained online credit card module payment from [ログインしてURLを表示] and bought pci from comodo ([ログインしてURLを表示]). we have also hired a server administrator to help fill in questionnaire. we got pci compliance but this is not what exactly want klikandpay. you will need to amend the

    $26 (Avg Bid)
    $26 平均入札額
    3 入札
    Magento Code Audit certified 2 日 left
    認証完了

    Verifying all admin users - Ensuring the core application a...access (FTP/SSH/etc...) and ensure they are updated every 90 days per the Payment Card Industry Data Security Standard (PCI DSS) requirement 8.5.9. - Ensure all custom code is reviewed before use on live sites per the Payment Card Industry Data Security Standard (PCI DSS) requirement 6.3.2.

    $166 (Avg Bid)
    $166 平均入札額
    17 入札

    ...We have already install ssl on website [ログインしてURLを表示], obtained online credit card module payment from [ログインしてURLを表示] and bought pci from comodo ([ログインしてURLを表示]). we have also hired a server administrator to help fill in questionnaire. we got pci compliance but this is not what exactly want klikandpay. you will need to amend the

    $146 (Avg Bid)
    $146 平均入札額
    4 入札

    ..."MagicNumber(2 bytes), Length(2 bytes), Payload(252 bytes)" 0xAA 0x55 , 0x00 0xFC , rest 252 bytes data 3. Main clock for FPGA is 50MHz. 4. Data read from FIFO is at main clock (50MHz). 5. Clock cross over should be handled without any data lose. 6. Timing contraints should be properly mentioned

    $110 (Avg Bid)
    $110 平均入札額
    1 入札

    1. Find server, e.g. AWS, to ...sophisticated, with 0 error. Could be WordPress-based) including securing appropriate domain name and SSL certificate (1 year), configuring the site to use HTTPS 3. Incorporate standard PCI-compliant payment gateway, e.g. HDFC or Citrus, etc., which supports payment via credit and debit cards from within India or abroad

    $306 (Avg Bid)
    $306 平均入札額
    7 入札

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    $56 (Avg Bid)
    $56 平均入札額
    24 入札

    ... ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing

    $1038 (Avg Bid)
    $1038 平均入札額
    4 入札

    We require a PCB designer familiar with gerber files and PCI Express FPGA designs. We have a reference design and we require the design simplifying so the board only provides the functions required to run our software as effective as possible.

    $232 (Avg Bid)
    $232 平均入札額
    11 入札

    hello, everyone i would like to hire fpga and verilog experts if you have experience on fpga, please bid on my project. thanks.

    $530 (Avg Bid)
    $530 平均入札額
    20 入札

    ...server. Mail server is working with mail flow fine, however mail showing up as Spam/Junk email when received by Gmail or Outlook. Please assist with this. Need assistance with PCI compliance; -Lock down VestaCP – Allow only access to VestaCP from Specific IP Address (IP Tables)? -Disable PHPmyAdmin from External – Disable phpmyadmin running on all ports

    $66 (Avg Bid)
    $66 平均入札額
    13 入札
    Essay Writing 終了 left

    Hardw...artificial neural networks, machine vision and other machine learning algorithms for robotics, internet of things and other data-intensive or sensor-driven tasks. • SW, GPU, FPGA, ASICs, Heterogeneous computing • Examples: • Virtual machines and environments for NN acceleration • Nvidia Volta/Tesla application for NN acceleration Es

    $55 (Avg Bid)
    $55 平均入札額
    50 入札

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [ログインしてURLを表示]; a. The source can

    $625 (Avg Bid)
    $625 平均入札額
    3 入札

    ...for someone who can design a FPGA based x16r miner to mine Cuckoo Cycle based coins like rvn. The design should be adaptable for possible changes in the x16r algorithm. Use vivado or other software make bitstream for vu9p fpga card with pcie,like xilinx vcu1525. make a miner software for ubuntu or windows. FPGA should be capable of mining with

    $5731 (Avg Bid)
    NDA
    $5731 平均入札額
    17 入札

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    $462 (Avg Bid)
    $462 平均入札額
    10 入札

    ...amigable y personalizada Consultoría de Administración Mejoras de Kernel (grsecurity) Seguridad Pro-Activa Supervisión continua del Log Migraciones y Transferencias Resolución de PCI DSS Creación y Gestión de Cluster Seguridad a medida Personalizada Informe de Análisis del Log Tiempo de Respuesta Máximo de 1h. Configuraciones b&aacu...

    $10 - $10
    $10 - $10
    0 入札

    ...quick prototype for an Artix-7 based fpga that makes a pcie to sd card controller (SD host controller/SD bus). Objective is to have a fpga card (working on pcie screamer) recognized as a SD/MMC card reader under windows, I need Windows to recognize/be able to install the windows built-in sd card drivers for the card. I don’t need it to ac...

    $429 (Avg Bid)
    $429 平均入札額
    3 入札

    Arduino that can record signal data and playback the data. it will be inline. I have a FPGA and an LCD. I need to record the signals coming from the FPGA to the LCD and recreate the signal to display on the LCD

    $53 (Avg Bid)
    $53 平均入札額
    8 入札

    I would like a board designed in Altium Designer, KiCAD or Eagle that is PIN compatible with the ZYBO Z7-20 board from diligent, but has only the essential circuitry required for RAM, Power, Jtag, and the CSI camera. Please and thank you.

    $15 - $25 / hr
    $15 - $25 / hr
    0 入札

    I would like a board designed in Altium Designer, KiCAD or Eagle that is PIN compatible with the ZYBO Z7-20 board from diligent, but has only the essential circuitry required for RAM, Power, Jtag, and the CSI camera. Please and thank you.

    $591 (Avg Bid)
    $591 平均入札額
    26 入札

    GIVE ME SOME IDEAS ABOUT PROJECTS USING FPGA BOARD I need some ideas(NEARLY 10) for my projects by using [ログインしてURLを表示] is an electronics and communication engineering project.I need some new ideas. Give me an example idea for accepting the [ログインしてURLを表示] should use only fpga and some sensors only.

    $2018 (Avg Bid)
    $2018 平均入札額
    9 入札

    hi, everyone i would like to hire fpga and verilog expert if you have experience on fpga, please bid. thanks.

    $520 (Avg Bid)
    $520 平均入札額
    24 入札

    Hello I'm looking for a talented FPGA developer who have rich knowledge of C/C++, Python I have a machine using Huawei's FPGA used vu9p core and I am going to port x13bcd hash algorithm to this machine And I want at least 300mh/s with x13bcd but will increase double using x16R I am using Ubuntu and you can check your project via remote Other details

    $1193 (Avg Bid)
    $1193 平均入札額
    14 入札

    i want you to do project for medical image fusion of CT scan and MRI using xilinix fpga

    $244 (Avg Bid)
    $244 平均入札額
    7 入札

    ...amigable y personalizada Consultoría de Administración Mejoras de Kernel (grsecurity) Seguridad Pro-Activa Supervisión continua del Log Migraciones y Transferencias Resolución de PCI DSS Creación y Gestión de Cluster Seguridad a medida Personalizada Informe de Análisis del Log Tiempo de Respuesta Máximo de 1h. Configuraciones b&aacu...

    $35 (Avg Bid)
    $35 平均入札額
    2 入札

    ... ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing

    $11854 (Avg Bid)
    $11854 平均入札額
    2 入札

    ... ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing

    $10386 (Avg Bid)
    $10386 平均入札額
    1 入札

    ... ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing

    $894 - $901
    $894 - $901
    0 入札

    ... ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing

    $882 - $882
    $882 - $882
    0 入札

    ... ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing

    $884 - $884
    $884 - $884
    0 入札

    ... ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing

    $896 (Avg Bid)
    $896 平均入札額
    3 入札

    ... ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing

    $736 - $883
    $736 - $883
    0 入札

    I have a 4 layers PCB fully done in Alti...to connect a new EXP main connector to the FPGA. Some nets may be missing in schematics, you should manually add the net names to the schematics. Although the schematic need slight fix, the PCB's DRC is ok, no errror. The EXP connector is DIL 2x12 2.54mm pitch, where signals have to be connected to the FPGA..

    $180 (Avg Bid)
    $180 平均入札額
    27 入札

    Designing an air tight portable case for a graphics card but need a pcb for easy connection and thermal monitoring. The enclosure will be sealed and the pcb will be used to connect external components to the gpu. Need a PCB(s) Schematic that includes: 16x16x PCI-E 3.0 relay 2x Temperature Sensors 2x 8pin electrical pass through More details available

    $213 (Avg Bid)
    $213 平均入札額
    27 入札

    Hello, I have a set of ECG signal values in numeric form, I want to display them throu...want to display them through Xlinx code and send the same signal to network device through wifi. Please let me know if you can do it in 2 days. The code will not run on actual FPGA board, its just a simulation project. The code should run on xilinx ise software.

    $120 (Avg Bid)
    $120 平均入札額
    2 入札

    FPGA XC6SLX25, Power source 12v. Connect PROM(at least 2 megabyte) and RAM(at least 100kilobyte) to FPGA and power

    $54 (Avg Bid)
    $54 平均入札額
    6 入札
    FPGA project 終了 left

    i need someone to take a FPGA and make it compatible with a MIPI LCD.

    $227 (Avg Bid)
    $227 平均入札額
    2 入札

    ...amigable y personalizada Consultoría de Administración Mejoras de Kernel (grsecurity) Seguridad Pro-Activa Supervisión continua del Log Migraciones y Transferencias Resolución de PCI DSS Creación y Gestión de Cluster Seguridad a medida Personalizada Informe de Análisis del Log Tiempo de Respuesta Máximo de 1h. Configuraciones b&aacu...

    $13 (Avg Bid)
    $13 平均入札額
    6 入札
    FPGA load Flash 終了 left

    loading a Xilinx SPI flash from external serial source using FPGA

    $360 (Avg Bid)
    $360 平均入札額
    3 入札

    ...DE10-Nano board from Terasic. I am trying to changing the FPGA code DE10-Nano board to add our H/W interface to it. I have trouble to get the correct starting point for the FPGA that will be used with Linux. If you are expert with this board, please help us to provide support to us. Who am I: I am a FPGA design expert, but know nothing about DE10-Nano. I

    $27 / hr (Avg Bid)
    $27 / hr 平均入札額
    9 入札

    ...Project focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to the real as

    $741 (Avg Bid)
    $741 平均入札額
    6 入札

    i already have the 90% of the code just need to finish 10% and guide me on running the code my my board

    $68 (Avg Bid)
    $68 平均入札額
    8 入札